Abstract: This papcr copes with the test-pattern gcneration mid hitl cuverage determilintion in the core-based design. ' (Fig. I) , isolating in that way the core from the rest of the system. Thc inner part of the corc is labclled IP. The term "core" is now related lo the IP equipped with thc kstshell. 
core pravidcr. The determination of accurate faull cnvcragc in this environment is also included in thc ihird section. Tho core-based test flow has been applied to a Philips pilot IC and the rcsults are presented in scction IV. Scction V concludes thc paper.
Thc developincnt of scmiconductor technology in recent years arid thc strong expectation, that this ircnd will l'urbcrmorc conrinuc, ciiahlc the design of complete sysrcnu-on-chip (SOC). In order to use the design rcsourccs in an efficient manner while building such systcms, a iicw design style, Core-based design, has been estatilislied. The main point of the Core-bascd design style is thc integration of reusable, parametrized blocks, so cdlcd cows. Corcs, also described as IP's (Intelleciunl Properly), modules or Mocks, can appenr in hard iny you^), firm (nctlist) or soft (RTL-lcvcl) form. Core-based design has Icd the IC dosign cc?!nmmity into hvvo groups: cow providcrs and corc users. One of thc challengcs facing design and test engineers in this kind of environment is the elaboration of IL comprehensive tcsl strategy. The itnportance of manufacturing tests for these devices is w r y obvIous if one has their astonishing complcxily in mind.
'I'liercforc, special attention has to be paid to design-fortcstnbility (DfT) circuitries and test pattern generation of such complex circuits. An efficient high-coverage test approach is crucial to ensurc that only good products will hc shippcd to lhc customers at rensonnble test costs.
'['here have bccn a number of academical and industrial approaclies to tackle this problcm such as the ones described in [ 1-51, etc. In order l o establish the worldwide stnndardisation regarding the core-test, a number of companies discuss IEEE PI500 161. (Fig. I) , isolating in that way the core from the rest of the system. Thc inner part of the corc is labclled IP. The term "core" is now related lo the IP equipped with thc kstshell. -Function Mode; this is for normal operation of tlic circuit, i.e., the tcst sheit is aansparent. This flow can be regarded in thc rollowing way. Thc "core.v" and "testshel1.v" are scannable netlists of the core and test-shell netlist, respectively. According to the previous explanation, two ATPG runs are rcquired in order to generate the test patterns for the IP and the tcst-shell. By combining them, one will obtain the patterns that can be used to tcst the complete core (Fig 6) . A pattern verification tool calculates thc real h u h coverage of the corc by applying the patterns to the corc. A test assemblor can subsequently generate simulator test benches for many 'simulators with both stimuli a n d :
ATPG
The flow dcpicted in Fig. 5 , carricd out by the core provider, providcs the core user with the test patterns and tho fault coverage of coch core in the chip. The COFC user nuw only has to expand thc core tcst pattcrns and to implcment ihe top-levcl infrastructure by the test-pattern expansion tool [SI.
1v. RESULTS
The pruposcrl CAT flow for the test-pattcm generation and exact fault coverage calculdons o€ the cores havc bcen applied 10 a Philips pilot IC project chip of which the main characteristics arc shown in Table I 
